Lead digital design and verification teams on project planning, tasks breakdown and execution. Arrange digital design resource and schedule.
Work with line manager to manage digital design and verification teams and control team budget.
Define team objectives and working plans, determine schedule and resource allocation.
Hire and train new digital design and verification engineers.
Lead team to work closely with analog/system/marketing teams to develop chip level architecture and algorithms and convert design requirement to digital design spec.
Lead team to design optimized digital modules which meet product functional and cost spec, support new product function test, debugging and production.
Lead team to setup digital verification flow and fully verify digital design.
Lead team to maintain existing products and provide fully support based on requirement.
Work closely with other design teams on new product definition and development.
要求
Minimum 10 years digital/verification design experience.
Minimum 5 years design team and project management experience and proven tracking record in IC design.
Experience in Mixed-Signal design experience is a plus, especially on analog design.
Experience in power management chip design is a big plus.
Excellent interpersonal, organizational and communication skills.
Junior/Senior/Principal Digital Design Engineer
上下滑动查看职位详情
地区
北京、天津、成都
职能
Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.
Implement design with Verilog to achieve specification goals. Simulate and debug the codes in the coding stage.
Go through the frontend design flow to deliver qualified netlist. Co-work with back-end team to fix timing issue and check floorplan.
Write ASIC specific part of test plan. Prove functional correctness from block level to top-level.
Design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, etc.)
Help other team members with technical training and coaching.
Work as the technical contact point on the ASIC area.
Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.
要求
PHD, MSEE or BSEE with digital IC design experience.
Over 1 year of digital design experience.
Strong RTL coding and familiar with front-end design flow.
Proven experience on synthesis, timing analysis and formal verification.
Be familiar with shell/perl/tcl programming in Linux OS.
Experience in mixed signal team is a plus; knowledge of analog design is a big plus.
Experience in power management chip design is a plus.
Experience in C/C++/SystemVerilog programming is a plus.
Good communication skills and fluent English.
Strong responsibilities and team spirit.
Junior/Senior/Principal Analog Design Engineer
上下滑动查看职位详情
地区
北京、天津、成都
职能
Define power management system architecture and do system stability analysis.
Use different kinds of design tools to design and verify analog IC design on popular power processes.
Understand and verify any new manufacture process or flow.
Work closely with system/marketing teams to develop new project’s analog architecture. Convert marking/system requirements to analog design spec.
Work closely with digital design team on analog - digital interface definition and top-level verification.
Work closely with back-end designers to correctly implement analog designs to layout and do post-layout simulation.
Work closely with AE/ATE testing engineers at lab for chip debugging, testing and necessary customer supports.
Write block level design spec according to chip spec. Write design guide of block level. Prove owned design to satisfy the chip spec through checklist, simulation result in design review.
要求
PHDEE or MSEE with analog IC design experience.
Over 1 year of power management analog design experience, and over 1 year of analog IC design experience with PHDEE or MSEE. ACDC experience is preference.
Analog chip production experience is preference.
Extensive experience in analog architecture, stability analysis and methodologies of power system, especially ACDC power system.
Familiar with all kinds of analog design EDA tools.
Fully understand popular power process for example UMC, TSMC, CSMC.
Good analog circuit design, analysis and debug skills.
Good documentation still.
Excellent interpersonal and communication skills, self-motivation and good team member.
Layout Engineer
上下滑动查看职位详情
地区
北京、天津
职能
Work closely with project leader and analog designers to design chip or block level layout on time.
Familiar with layout design and verification tools, understand existing and new manufacture process.
Fix and finish layout design related issues.
Take care of block level layout design from floor plan to physical verification.
Help front-end designer to do post layout parameter extraction, optimize the layout design with front-end design engineers.
Work with Sr. Layout designers to find or select the best solution when doing layout design.
要求
BSEE above.
Over 1 year of analog IC layout design experience.
Familiar with layout design and verification tools and flow.
Have knowledge of layout techniques for matching, ESD, latch-up prevention and parasitic reduction.
Excellent interpersonal and communication skills, self-motivation and good team member.
Senior Digital Verification Engineer
上下滑动查看职位详情
地区
北京、天津、成都
职能
Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.
Worked with design engineer to get a full deep insight on the design under test.
Develop stressful test plan and verification list.
Build testbench environment for block level and top-level.
Create testcases to ensure maximum coverage.
Make coverage analysis, and release verification report before tape-out.
Develop verification IP which can be reused at different levels of verification.
Maintain verification environment, solve flow issues, and develop scripts to improve flow efficiency.
要求
Master level qualification in Electronics engineering or a related discipline typically required (but not mandatory).
Over 1 year of working experience.
Strong system Verilog coding and familiar with digital verification flow based UVM.
Proven experience on digital verification projects.
Should be familiar with shell/Perl/TCL programming in Linux OS.
Experience in mixed signal team is a plus, knowledge of analog design is a big plus.
Experience in power management chip design is a plus.
Good communication skills and fluent English.
Strong responsibilities and team spirit.
Principal System & Applications Engineer(背光驱动)
上下滑动查看职位详情
地区
北京
职能
Define the key features of new IC from customer and AE/FAE inputs;
Support IC designer to verify new IC design at board level, write new IC application report;
Works with designer to write data sheet, application note and other technical documents;
Provide technical support to AE/FAE team and directly support key customers worldwide.
要求
8+ years of system level power and mixed signal board design and system level(HW+SW) debugging experiences.
Experience on embedded MCU HW/SW.
Proficiency of English speaking and documents writing.
Strong communications skills (written and verbal).
Product Engineer
上下滑动查看职位详情
地区
天津
职能
Support Industrial and Automotive Grade NPI projects.
Ensure wafer manufacturability and product robustness against wafer process variations for new products.
Continuously improve commercial output, optimizing production yield and throughput.
Drive wafer process manufacturing improvements through DOE and FA.
Drive Failure Analysis.
Ensure outgoing product quality through day to day work with Fab, Assy and Test suppliers.
Support Yield Reports automation for internal use and Dialog customers.
On-time introduction of new products. Support characterization, qualification and productization at the right cost and quality. Support BU growth targets.
Cost reduction through wafer sort and final test yield enhancement to support Dialog gross margin goals.
Drive DFT, DFM and Product Compliance Matrix requirements for NPI through close collaboration with Design, Test and Quality groups.
Setting Data Sheet Limits; calculating and implementing Guard-band limits at FT to guarantee DS min/max limits.
For new silicon work with Design and Process to define Corner Splits and do Corner lot analysis.
Quality improvement through implementation of pro-active process controls in world-wide manufacturing sites enabling reduction in dppm and enhanced total customer satisfaction.
Technical expert in CRB to assess and judge risk of all “Product Changes” after production start.
Support Spotfire Template infrastructure for AMSBG. Travel – up to 15%.
要求
Good knowledge of IC manufacturing flow, technology and methodology.
Good understanding of semiconductor device reliability physics.
Systematic way of working and solution-oriented style.
Work experience in Advanced Mixed Signal Products (experience with BCD process is an advantage).
Excellent working knowledge of Statistical data analysis techniques and tools (JMP, Dana, Spotfire, Galaxy etc).
Proven track record of on-time New Product Introduction at right cost and quality.
Proven track record of yield enhancement, cost reduction, and productivity improvement.
Experience in Automotive as advantage
Strong Leadership and ability to set standards and drive to targets.
Principal System Engineer - ACDC电源(家电产品)
上下滑动查看职位详情
地区
上海
职能
Work closely with sales, FAE and customers of different regions at worldwide level in AC/DC products.
Develop & evaluate new products to meet with the market requirement.
Supervise junior engineers to support the customer requirements, align with marketing directions in priority & resource allocation.
Propose new products to meet the future market needs and new potential markets.
Prepare & drive new product developments to match future market needs to conceptual stage to first stage of customer design-wins.
Continuous knowledge development and share to the team.
要求
Bachelor Degree (or above) in Electronic Engineering.
Min. 5 years of experience in applications or technical marketing in SMPS, power semiconductor; experienced in ACDC preferred.
Exceptional written and verbal communication skills including customer presentations.
Native in Chinese speaking, good written and oral in English.
Good personal communication skill to work on all levels.(Good interpersonal skill with different organisation internally and externally (marketing, applications, design, customers).
Graduate/Junior/Senior Applications Engineer(BLE)
上下滑动查看职位详情
地区
深圳、成都、上海
职能
Support customers on their application software / profile implementation on Smartbond (and roadmap products). Ability to provide deep level hands-on customer support in elements such as debugging, code porting, code optimisation, peripheral utilization, clocking, memory configuration customers own profile development, tool optimization and general software/hardware support of MCU, testing and optimizing for manufacture.
Customising reference designs from the Business unit to local customer needs.
Creating proof of concepts and demo’s (including developing software).
Support where necessary customers modifying/developing custom profiles.
Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.
Supporting Dialog sales, FAE and distributor channel in opportunities as directed by AE team leader.
Production Test support for APAC customers.
Build localised bluetooth stack knowledge for support of the region.
Supporting the online support model (through the Dialog Forums).
Some on-site customer travel will be required.
Within a team, execute projects for on-time delivery of project goals and objectives.
要求
BS(5+years) or MS (3+ years) in Computer Science, EE, Computer engineering or similar technical field.
Thoroughly experienced with toolchains (e.g. Keil/IAR,Eclips ,GNU tools etc..),debuggers and Lab tools :logical analyzer ,Oscilloscope ,BLE protocol sniffer.
Experience in MCU Architecture (Cortex –M preferred) as well as various peripherals like SPI/Qspi, I2C,Dma,usb, I2S,Uart,PMU,Timers,RTC ,SDIO,eMMC ,Lcd controller, GPU etc.
RTOS experience (free RTOS, Threadx …). Good understanding of multi-threaded embedded system concepts.
Team player. Good interpersonal communication and writing skills in English.
2+ years of hands on experience with Bluetooth Low Energy (BLE) is a strong advantage.
Lead Applications Engineer(IOT WIFI)
上下滑动查看职位详情
地区
成都
职能
function as a WiFi Application Software/Firmware Engineer developing and supporting supper low power WiFi products. Specific duties include but not limited to:
Provide design, development, and debug support for complete customer product development cycle from pr oduct definition to production line test.
Ability to provide deep level hands-on WiFi software/firmware customer support in elements such as debugging, code porting, code optimisation, peri pheral utilization and help customer fix issues and then move to mass production. Customising reference designs from the Business unit to local customer needs.
Work closely with sales team, FAE, and customers to adapt Dialog technologies to new platforms and solutio ns.
Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.
Some on-site customer travel will be required.
要求
Graduate from Science Course with Bachelor Degree.
BSEE/BSCS or MSEE/MSCS, 3 - 10 years of embedded software/firmware development experience using C/C ++ programming languages.
Familiar with RTOS and Linux architectures, Linux Driver development is a strong plus.
Have a good technical understanding of Wi-Fi System.
Good understanding about WLAN spec and protocol Experienced in WiFi software stack development and debugging - device driver, kernel networking stacks, firmware.
Good at Packet analysis - MAC and TCP/IP level with Wireshark/OmniPeek tools.
Familiar with Arm Cortex M and connectivity interface: I2C, SPI, UART, SDIO, USB etc.
Team player. Good interpersonal communication and writing skills in English.
Senior Applications Engineer(DC-DC)
上下滑动查看职位详情
地区
深圳
职能
Support new product development (eg. Such as definition, new product/concept evaluation and so on).
Create demo boards, application note and worksheet.
Co-work with marketing team and promote new products.
Support FAEs (or customer) to solve various technical issue on application.
Provide technical supports (include dedicated board design) at key accounts directly.
Competitive analysis on technology and cost.
Be responsible for delivering training to FAE& customers & distributors where appropriate.
Provide feedback on new requirements for future products.
Taking public speaking opportunities at conferences/trainings where appropriate.
要求
Over 1 year of working experience in Power Supply Design or Application.
Degree (or equivalent) in Electronic Engineering (or relevant discipline). Master’s Degree or above.
Relevant Hardware/SW experience in design environment as per job specification.
Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.
Strong customer facing skills.
Confident when speaking in public (training, seminars etc.).
May take additional responsibilities.
Strong oral/written English.
Strong communication/interpersonal skills.
Application Engineer(AC-DC)
上下滑动查看职位详情
地区
深圳
职能
Support new product development (eg. Such as definition, new product/concept evaluation and so on).
Create demo boards, application note and worksheet.
Co-work with marketing team and promote new products.
Support FAEs (or customer) to solve various technical issue on application.
Provide technical supports (include dedicated board design) at key accounts directly.
Competitive analysis on technology and cost.
Be responsible for delivering training to FAE& customers & distributors where appropriate.
Provide feedback on new requirements for future products.
Taking public speaking opportunities at conferences/trainings where appropriate.
要求
Relevant Hardware/SW experience in design environment as per job specification.
Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.
Minimum of 2+ years’ experience on power supply design or application.
Master’s degree or above.
Fluent in English.
Strong customer facing skills.
Confident when speaking in public (training, seminars etc.).